top_dragonfly_memory.h

Go to the documentation of this file.

// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// ------------------- W A R N I N G: A U T O - G E N E R A T E D   C O D E !! -------------------//
// PLEASE DO NOT HAND-EDIT THIS FILE. IT HAS BEEN AUTO-GENERATED WITH THE FOLLOWING COMMAND:
// util/gen_top_sw.py -t hw/top_dragonfly/data/autogen/top_dragonfly.gen.hjson
 
#ifndef OPENTITAN_HW_TOP_DRAGONFLY_SW_AUTOGEN_TOP_DRAGONFLY_MEMORY_H_
#define OPENTITAN_HW_TOP_DRAGONFLY_SW_AUTOGEN_TOP_DRAGONFLY_MEMORY_H_
 
/**
 * @file
 * @brief Assembler-only Top-Specific Definitions.
 *
 * This file contains preprocessor definitions for use within assembly code.
 *
 * These are not shared with C/C++ code because these are only allowed to be
 * preprocessor definitions, no data or type declarations are allowed. The
 * assembler is also stricter about literals (not allowing suffixes for
 * signed/unsigned which are sensible to use for unsigned values in C/C++).
 */
 
// Include guard for assembler
#ifdef __ASSEMBLER__
 
/**
 * Memory base for ctn memory on soc_proxy in top dragonfly.
 */
#define TOP_DRAGONFLY_SOC_PROXY_CTN_BASE_ADDR 0x40000000
 
/**
 * Memory size for ctn memory on soc_proxy in top dragonfly.
 */
#define TOP_DRAGONFLY_SOC_PROXY_CTN_SIZE_BYTES 0x80000000
 
/**
 * Memory base for for ram_ctn in top dragonfly.
 */
#define TOP_DRAGONFLY_SOC_PROXY_RAM_CTN_BASE_ADDR 0x41000000
 
/**
 * Memory size for ram_ctn in top dragonfly.
 */
#define TOP_DRAGONFLY_SOC_PROXY_RAM_CTN_SIZE_BYTES 0x100000
 
/**
 * Memory base for ram memory on sram_ctrl_ret_aon in top dragonfly.
 */
#define TOP_DRAGONFLY_SRAM_CTRL_RET_AON_RAM_BASE_ADDR 0x30600000
 
/**
 * Memory size for ram memory on sram_ctrl_ret_aon in top dragonfly.
 */
#define TOP_DRAGONFLY_SRAM_CTRL_RET_AON_RAM_SIZE_BYTES 0x1000
 
/**
 * Memory base for ram memory on sram_ctrl_main in top dragonfly.
 */
#define TOP_DRAGONFLY_SRAM_CTRL_MAIN_RAM_BASE_ADDR 0x10000000
 
/**
 * Memory size for ram memory on sram_ctrl_main in top dragonfly.
 */
#define TOP_DRAGONFLY_SRAM_CTRL_MAIN_RAM_SIZE_BYTES 0x10000
 
/**
 * Memory base for ram memory on sram_ctrl_mbox in top dragonfly.
 */
#define TOP_DRAGONFLY_SRAM_CTRL_MBOX_RAM_BASE_ADDR 0x11000000
 
/**
 * Memory size for ram memory on sram_ctrl_mbox in top dragonfly.
 */
#define TOP_DRAGONFLY_SRAM_CTRL_MBOX_RAM_SIZE_BYTES 0x1000
 
/**
 * Memory base for rom memory on rom_ctrl0 in top dragonfly.
 */
#define TOP_DRAGONFLY_ROM_CTRL0_ROM_BASE_ADDR 0x8000
 
/**
 * Memory size for rom memory on rom_ctrl0 in top dragonfly.
 */
#define TOP_DRAGONFLY_ROM_CTRL0_ROM_SIZE_BYTES 0x8000
 
/**
 * Memory base for rom memory on rom_ctrl1 in top dragonfly.
 */
#define TOP_DRAGONFLY_ROM_CTRL1_ROM_BASE_ADDR 0x20000
 
/**
 * Memory size for rom memory on rom_ctrl1 in top dragonfly.
 */
#define TOP_DRAGONFLY_ROM_CTRL1_ROM_SIZE_BYTES 0x10000
 
 
/**
 * Peripheral base address for uart0 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_UART0_BASE_ADDR 0x30010000
 
/**
 * Peripheral size for uart0 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_UART0_BASE_ADDR and
 * `TOP_DRAGONFLY_UART0_BASE_ADDR + TOP_DRAGONFLY_UART0_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_UART0_SIZE_BYTES 0x40
/**
 * Peripheral base address for gpio in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_GPIO_BASE_ADDR 0x30000000
 
/**
 * Peripheral size for gpio in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_GPIO_BASE_ADDR and
 * `TOP_DRAGONFLY_GPIO_BASE_ADDR + TOP_DRAGONFLY_GPIO_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_GPIO_SIZE_BYTES 0x100
/**
 * Peripheral base address for spi_device in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_SPI_DEVICE_BASE_ADDR 0x30310000
 
/**
 * Peripheral size for spi_device in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_SPI_DEVICE_BASE_ADDR and
 * `TOP_DRAGONFLY_SPI_DEVICE_BASE_ADDR + TOP_DRAGONFLY_SPI_DEVICE_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_SPI_DEVICE_SIZE_BYTES 0x2000
/**
 * Peripheral base address for i2c0 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_I2C0_BASE_ADDR 0x30080000
 
/**
 * Peripheral size for i2c0 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_I2C0_BASE_ADDR and
 * `TOP_DRAGONFLY_I2C0_BASE_ADDR + TOP_DRAGONFLY_I2C0_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_I2C0_SIZE_BYTES 0x80
/**
 * Peripheral base address for rv_timer in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_RV_TIMER_BASE_ADDR 0x30100000
 
/**
 * Peripheral size for rv_timer in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_RV_TIMER_BASE_ADDR and
 * `TOP_DRAGONFLY_RV_TIMER_BASE_ADDR + TOP_DRAGONFLY_RV_TIMER_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_RV_TIMER_SIZE_BYTES 0x200
/**
 * Peripheral base address for core device on otp_ctrl in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_OTP_CTRL_CORE_BASE_ADDR 0x30130000
 
/**
 * Peripheral size for core device on otp_ctrl in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_OTP_CTRL_CORE_BASE_ADDR and
 * `TOP_DRAGONFLY_OTP_CTRL_CORE_BASE_ADDR + TOP_DRAGONFLY_OTP_CTRL_CORE_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_OTP_CTRL_CORE_SIZE_BYTES 0x10000
/**
 * Peripheral base address for prim device on otp_macro in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_OTP_MACRO_PRIM_BASE_ADDR 0x30140000
 
/**
 * Peripheral size for prim device on otp_macro in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_OTP_MACRO_PRIM_BASE_ADDR and
 * `TOP_DRAGONFLY_OTP_MACRO_PRIM_BASE_ADDR + TOP_DRAGONFLY_OTP_MACRO_PRIM_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_OTP_MACRO_PRIM_SIZE_BYTES 0x20
/**
 * Peripheral base address for regs device on lc_ctrl in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_LC_CTRL_REGS_BASE_ADDR 0x30150000
 
/**
 * Peripheral size for regs device on lc_ctrl in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_LC_CTRL_REGS_BASE_ADDR and
 * `TOP_DRAGONFLY_LC_CTRL_REGS_BASE_ADDR + TOP_DRAGONFLY_LC_CTRL_REGS_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_LC_CTRL_REGS_SIZE_BYTES 0x100
/**
 * Peripheral base address for alert_handler in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_ALERT_HANDLER_BASE_ADDR 0x30160000
 
/**
 * Peripheral size for alert_handler in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_ALERT_HANDLER_BASE_ADDR and
 * `TOP_DRAGONFLY_ALERT_HANDLER_BASE_ADDR + TOP_DRAGONFLY_ALERT_HANDLER_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_ALERT_HANDLER_SIZE_BYTES 0x800
/**
 * Peripheral base address for spi_host0 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_SPI_HOST0_BASE_ADDR 0x30300000
 
/**
 * Peripheral size for spi_host0 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_SPI_HOST0_BASE_ADDR and
 * `TOP_DRAGONFLY_SPI_HOST0_BASE_ADDR + TOP_DRAGONFLY_SPI_HOST0_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_SPI_HOST0_SIZE_BYTES 0x40
/**
 * Peripheral base address for pwrmgr_aon in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_PWRMGR_AON_BASE_ADDR 0x30400000
 
/**
 * Peripheral size for pwrmgr_aon in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_PWRMGR_AON_BASE_ADDR and
 * `TOP_DRAGONFLY_PWRMGR_AON_BASE_ADDR + TOP_DRAGONFLY_PWRMGR_AON_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_PWRMGR_AON_SIZE_BYTES 0x80
/**
 * Peripheral base address for rstmgr_aon in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_RSTMGR_AON_BASE_ADDR 0x30410000
 
/**
 * Peripheral size for rstmgr_aon in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_RSTMGR_AON_BASE_ADDR and
 * `TOP_DRAGONFLY_RSTMGR_AON_BASE_ADDR + TOP_DRAGONFLY_RSTMGR_AON_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_RSTMGR_AON_SIZE_BYTES 0x80
/**
 * Peripheral base address for clkmgr_aon in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_CLKMGR_AON_BASE_ADDR 0x30420000
 
/**
 * Peripheral size for clkmgr_aon in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_CLKMGR_AON_BASE_ADDR and
 * `TOP_DRAGONFLY_CLKMGR_AON_BASE_ADDR + TOP_DRAGONFLY_CLKMGR_AON_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_CLKMGR_AON_SIZE_BYTES 0x40
/**
 * Peripheral base address for pinmux_aon in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_PINMUX_AON_BASE_ADDR 0x30460000
 
/**
 * Peripheral size for pinmux_aon in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_PINMUX_AON_BASE_ADDR and
 * `TOP_DRAGONFLY_PINMUX_AON_BASE_ADDR + TOP_DRAGONFLY_PINMUX_AON_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_PINMUX_AON_SIZE_BYTES 0x800
/**
 * Peripheral base address for aon_timer_aon in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_AON_TIMER_AON_BASE_ADDR 0x30470000
 
/**
 * Peripheral size for aon_timer_aon in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_AON_TIMER_AON_BASE_ADDR and
 * `TOP_DRAGONFLY_AON_TIMER_AON_BASE_ADDR + TOP_DRAGONFLY_AON_TIMER_AON_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_AON_TIMER_AON_SIZE_BYTES 0x40
/**
 * Peripheral base address for ast in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_AST_BASE_ADDR 0x30480000
 
/**
 * Peripheral size for ast in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_AST_BASE_ADDR and
 * `TOP_DRAGONFLY_AST_BASE_ADDR + TOP_DRAGONFLY_AST_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_AST_SIZE_BYTES 0x400
/**
 * Peripheral base address for core device on soc_proxy in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_SOC_PROXY_CORE_BASE_ADDR 0x22030000
 
/**
 * Peripheral size for core device on soc_proxy in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_SOC_PROXY_CORE_BASE_ADDR and
 * `TOP_DRAGONFLY_SOC_PROXY_CORE_BASE_ADDR + TOP_DRAGONFLY_SOC_PROXY_CORE_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_SOC_PROXY_CORE_SIZE_BYTES 0x8
/**
 * Peripheral base address for regs device on sram_ctrl_ret_aon in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_SRAM_CTRL_RET_AON_REGS_BASE_ADDR 0x30500000
 
/**
 * Peripheral size for regs device on sram_ctrl_ret_aon in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_SRAM_CTRL_RET_AON_REGS_BASE_ADDR and
 * `TOP_DRAGONFLY_SRAM_CTRL_RET_AON_REGS_BASE_ADDR + TOP_DRAGONFLY_SRAM_CTRL_RET_AON_REGS_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_SRAM_CTRL_RET_AON_REGS_SIZE_BYTES 0x40
/**
 * Peripheral base address for regs device on rv_dm in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_RV_DM_REGS_BASE_ADDR 0x21200000
 
/**
 * Peripheral size for regs device on rv_dm in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_RV_DM_REGS_BASE_ADDR and
 * `TOP_DRAGONFLY_RV_DM_REGS_BASE_ADDR + TOP_DRAGONFLY_RV_DM_REGS_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_RV_DM_REGS_SIZE_BYTES 0x10
/**
 * Peripheral base address for mem device on rv_dm in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_RV_DM_MEM_BASE_ADDR 0x40000
 
/**
 * Peripheral size for mem device on rv_dm in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_RV_DM_MEM_BASE_ADDR and
 * `TOP_DRAGONFLY_RV_DM_MEM_BASE_ADDR + TOP_DRAGONFLY_RV_DM_MEM_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_RV_DM_MEM_SIZE_BYTES 0x1000
/**
 * Peripheral base address for rv_plic in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_RV_PLIC_BASE_ADDR 0x28000000
 
/**
 * Peripheral size for rv_plic in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_RV_PLIC_BASE_ADDR and
 * `TOP_DRAGONFLY_RV_PLIC_BASE_ADDR + TOP_DRAGONFLY_RV_PLIC_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_RV_PLIC_SIZE_BYTES 0x8000000
/**
 * Peripheral base address for acc in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_ACC_BASE_ADDR 0x22100000
 
/**
 * Peripheral size for acc in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_ACC_BASE_ADDR and
 * `TOP_DRAGONFLY_ACC_BASE_ADDR + TOP_DRAGONFLY_ACC_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_ACC_SIZE_BYTES 0x20000
/**
 * Peripheral base address for aes in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_AES_BASE_ADDR 0x21100000
 
/**
 * Peripheral size for aes in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_AES_BASE_ADDR and
 * `TOP_DRAGONFLY_AES_BASE_ADDR + TOP_DRAGONFLY_AES_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_AES_SIZE_BYTES 0x100
/**
 * Peripheral base address for hmac in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_HMAC_BASE_ADDR 0x21110000
 
/**
 * Peripheral size for hmac in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_HMAC_BASE_ADDR and
 * `TOP_DRAGONFLY_HMAC_BASE_ADDR + TOP_DRAGONFLY_HMAC_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_HMAC_SIZE_BYTES 0x2000
/**
 * Peripheral base address for kmac in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_KMAC_BASE_ADDR 0x21120000
 
/**
 * Peripheral size for kmac in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_KMAC_BASE_ADDR and
 * `TOP_DRAGONFLY_KMAC_BASE_ADDR + TOP_DRAGONFLY_KMAC_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_KMAC_SIZE_BYTES 0x1000
/**
 * Peripheral base address for keymgr_dpe in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_KEYMGR_DPE_BASE_ADDR 0x21140000
 
/**
 * Peripheral size for keymgr_dpe in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_KEYMGR_DPE_BASE_ADDR and
 * `TOP_DRAGONFLY_KEYMGR_DPE_BASE_ADDR + TOP_DRAGONFLY_KEYMGR_DPE_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_KEYMGR_DPE_SIZE_BYTES 0x100
/**
 * Peripheral base address for csrng in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_CSRNG_BASE_ADDR 0x21150000
 
/**
 * Peripheral size for csrng in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_CSRNG_BASE_ADDR and
 * `TOP_DRAGONFLY_CSRNG_BASE_ADDR + TOP_DRAGONFLY_CSRNG_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_CSRNG_SIZE_BYTES 0x80
/**
 * Peripheral base address for entropy_src in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_ENTROPY_SRC_BASE_ADDR 0x21160000
 
/**
 * Peripheral size for entropy_src in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_ENTROPY_SRC_BASE_ADDR and
 * `TOP_DRAGONFLY_ENTROPY_SRC_BASE_ADDR + TOP_DRAGONFLY_ENTROPY_SRC_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_ENTROPY_SRC_SIZE_BYTES 0x100
/**
 * Peripheral base address for edn0 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_EDN0_BASE_ADDR 0x21170000
 
/**
 * Peripheral size for edn0 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_EDN0_BASE_ADDR and
 * `TOP_DRAGONFLY_EDN0_BASE_ADDR + TOP_DRAGONFLY_EDN0_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_EDN0_SIZE_BYTES 0x80
/**
 * Peripheral base address for edn1 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_EDN1_BASE_ADDR 0x21180000
 
/**
 * Peripheral size for edn1 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_EDN1_BASE_ADDR and
 * `TOP_DRAGONFLY_EDN1_BASE_ADDR + TOP_DRAGONFLY_EDN1_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_EDN1_SIZE_BYTES 0x80
/**
 * Peripheral base address for regs device on sram_ctrl_main in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_SRAM_CTRL_MAIN_REGS_BASE_ADDR 0x211C0000
 
/**
 * Peripheral size for regs device on sram_ctrl_main in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_SRAM_CTRL_MAIN_REGS_BASE_ADDR and
 * `TOP_DRAGONFLY_SRAM_CTRL_MAIN_REGS_BASE_ADDR + TOP_DRAGONFLY_SRAM_CTRL_MAIN_REGS_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_SRAM_CTRL_MAIN_REGS_SIZE_BYTES 0x40
/**
 * Peripheral base address for regs device on sram_ctrl_mbox in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_SRAM_CTRL_MBOX_REGS_BASE_ADDR 0x211D0000
 
/**
 * Peripheral size for regs device on sram_ctrl_mbox in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_SRAM_CTRL_MBOX_REGS_BASE_ADDR and
 * `TOP_DRAGONFLY_SRAM_CTRL_MBOX_REGS_BASE_ADDR + TOP_DRAGONFLY_SRAM_CTRL_MBOX_REGS_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_SRAM_CTRL_MBOX_REGS_SIZE_BYTES 0x40
/**
 * Peripheral base address for regs device on rom_ctrl0 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_ROM_CTRL0_REGS_BASE_ADDR 0x211E0000
 
/**
 * Peripheral size for regs device on rom_ctrl0 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_ROM_CTRL0_REGS_BASE_ADDR and
 * `TOP_DRAGONFLY_ROM_CTRL0_REGS_BASE_ADDR + TOP_DRAGONFLY_ROM_CTRL0_REGS_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_ROM_CTRL0_REGS_SIZE_BYTES 0x80
/**
 * Peripheral base address for regs device on rom_ctrl1 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_ROM_CTRL1_REGS_BASE_ADDR 0x211E1000
 
/**
 * Peripheral size for regs device on rom_ctrl1 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_ROM_CTRL1_REGS_BASE_ADDR and
 * `TOP_DRAGONFLY_ROM_CTRL1_REGS_BASE_ADDR + TOP_DRAGONFLY_ROM_CTRL1_REGS_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_ROM_CTRL1_REGS_SIZE_BYTES 0x80
/**
 * Peripheral base address for dma in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_DMA_BASE_ADDR 0x22010000
 
/**
 * Peripheral size for dma in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_DMA_BASE_ADDR and
 * `TOP_DRAGONFLY_DMA_BASE_ADDR + TOP_DRAGONFLY_DMA_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_DMA_SIZE_BYTES 0x200
/**
 * Peripheral base address for core device on mbx0 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_MBX0_CORE_BASE_ADDR 0x22000000
 
/**
 * Peripheral size for core device on mbx0 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_MBX0_CORE_BASE_ADDR and
 * `TOP_DRAGONFLY_MBX0_CORE_BASE_ADDR + TOP_DRAGONFLY_MBX0_CORE_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_MBX0_CORE_SIZE_BYTES 0x80
/**
 * Peripheral base address for core device on mbx1 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_MBX1_CORE_BASE_ADDR 0x22000100
 
/**
 * Peripheral size for core device on mbx1 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_MBX1_CORE_BASE_ADDR and
 * `TOP_DRAGONFLY_MBX1_CORE_BASE_ADDR + TOP_DRAGONFLY_MBX1_CORE_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_MBX1_CORE_SIZE_BYTES 0x80
/**
 * Peripheral base address for core device on mbx2 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_MBX2_CORE_BASE_ADDR 0x22000200
 
/**
 * Peripheral size for core device on mbx2 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_MBX2_CORE_BASE_ADDR and
 * `TOP_DRAGONFLY_MBX2_CORE_BASE_ADDR + TOP_DRAGONFLY_MBX2_CORE_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_MBX2_CORE_SIZE_BYTES 0x80
/**
 * Peripheral base address for core device on mbx3 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_MBX3_CORE_BASE_ADDR 0x22000300
 
/**
 * Peripheral size for core device on mbx3 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_MBX3_CORE_BASE_ADDR and
 * `TOP_DRAGONFLY_MBX3_CORE_BASE_ADDR + TOP_DRAGONFLY_MBX3_CORE_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_MBX3_CORE_SIZE_BYTES 0x80
/**
 * Peripheral base address for core device on mbx4 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_MBX4_CORE_BASE_ADDR 0x22000400
 
/**
 * Peripheral size for core device on mbx4 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_MBX4_CORE_BASE_ADDR and
 * `TOP_DRAGONFLY_MBX4_CORE_BASE_ADDR + TOP_DRAGONFLY_MBX4_CORE_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_MBX4_CORE_SIZE_BYTES 0x80
/**
 * Peripheral base address for core device on mbx5 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_MBX5_CORE_BASE_ADDR 0x22000500
 
/**
 * Peripheral size for core device on mbx5 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_MBX5_CORE_BASE_ADDR and
 * `TOP_DRAGONFLY_MBX5_CORE_BASE_ADDR + TOP_DRAGONFLY_MBX5_CORE_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_MBX5_CORE_SIZE_BYTES 0x80
/**
 * Peripheral base address for core device on mbx6 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_MBX6_CORE_BASE_ADDR 0x22000600
 
/**
 * Peripheral size for core device on mbx6 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_MBX6_CORE_BASE_ADDR and
 * `TOP_DRAGONFLY_MBX6_CORE_BASE_ADDR + TOP_DRAGONFLY_MBX6_CORE_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_MBX6_CORE_SIZE_BYTES 0x80
/**
 * Peripheral base address for core device on mbx_jtag in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_MBX_JTAG_CORE_BASE_ADDR 0x22000800
 
/**
 * Peripheral size for core device on mbx_jtag in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_MBX_JTAG_CORE_BASE_ADDR and
 * `TOP_DRAGONFLY_MBX_JTAG_CORE_BASE_ADDR + TOP_DRAGONFLY_MBX_JTAG_CORE_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_MBX_JTAG_CORE_SIZE_BYTES 0x80
/**
 * Peripheral base address for core device on mbx_pcie0 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_MBX_PCIE0_CORE_BASE_ADDR 0x22040000
 
/**
 * Peripheral size for core device on mbx_pcie0 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_MBX_PCIE0_CORE_BASE_ADDR and
 * `TOP_DRAGONFLY_MBX_PCIE0_CORE_BASE_ADDR + TOP_DRAGONFLY_MBX_PCIE0_CORE_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_MBX_PCIE0_CORE_SIZE_BYTES 0x80
/**
 * Peripheral base address for core device on mbx_pcie1 in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_MBX_PCIE1_CORE_BASE_ADDR 0x22040100
 
/**
 * Peripheral size for core device on mbx_pcie1 in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_MBX_PCIE1_CORE_BASE_ADDR and
 * `TOP_DRAGONFLY_MBX_PCIE1_CORE_BASE_ADDR + TOP_DRAGONFLY_MBX_PCIE1_CORE_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_MBX_PCIE1_CORE_SIZE_BYTES 0x80
/**
 * Peripheral base address for core device on soc_dbg_ctrl in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_SOC_DBG_CTRL_CORE_BASE_ADDR 0x30170000
 
/**
 * Peripheral size for core device on soc_dbg_ctrl in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_SOC_DBG_CTRL_CORE_BASE_ADDR and
 * `TOP_DRAGONFLY_SOC_DBG_CTRL_CORE_BASE_ADDR + TOP_DRAGONFLY_SOC_DBG_CTRL_CORE_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_SOC_DBG_CTRL_CORE_SIZE_BYTES 0x20
/**
 * Peripheral base address for cfg device on rv_core_ibex in top dragonfly.
 *
 * This should be used with #mmio_region_from_addr to access the memory-mapped
 * registers associated with the peripheral (usually via a DIF).
 */
#define TOP_DRAGONFLY_RV_CORE_IBEX_CFG_BASE_ADDR 0x211F0000
 
/**
 * Peripheral size for cfg device on rv_core_ibex in top dragonfly.
 *
 * This is the size (in bytes) of the peripheral's reserved memory area. All
 * memory-mapped registers associated with this peripheral should have an
 * address between #TOP_DRAGONFLY_RV_CORE_IBEX_CFG_BASE_ADDR and
 * `TOP_DRAGONFLY_RV_CORE_IBEX_CFG_BASE_ADDR + TOP_DRAGONFLY_RV_CORE_IBEX_CFG_SIZE_BYTES`.
 */
#define TOP_DRAGONFLY_RV_CORE_IBEX_CFG_SIZE_BYTES 0x800
 
/**
 * MMIO Region
 *
 * MMIO region excludes any memory that is separate from the module
 * configuration space, i.e. ROM, main SRAM, and mbx SRAM are excluded but
 * retention SRAM or spi_device are included.
 */
#define TOP_DRAGONFLY_MMIO_BASE_ADDR 0x21100000
#define TOP_DRAGONFLY_MMIO_SIZE_BYTES 0xF501000
 
#endif  // __ASSEMBLER__
 
#endif  // OPENTITAN_HW_TOP_DRAGONFLY_SW_AUTOGEN_TOP_DRAGONFLY_MEMORY_H_